From 24aae4a1cbf93281612a816fd38fc304f543bca0 Mon Sep 17 00:00:00 2001
From: "d.kuznetsov" <d.kuznetsov@gitlab.local>
Date: Wed, 11 Aug 2021 16:12:45 +0300
Subject: [PATCH]

---
 Diode.SchLib | Bin 125440 -> 125440 bytes
 dk.LibPkg    |  28 ++++------------------------
 2 files changed, 4 insertions(+), 24 deletions(-)

diff --git a/Diode.SchLib b/Diode.SchLib
index 055076db5f8433a406940236e1cf1537d5a55dd5..1f353cd01f9d4a1a2ee27a2c9bb44663bc09fc54 100644
GIT binary patch
delta 1375
zcmZwFdrVVT90%|oGoBk1C^#r36cIsQ+RCc~)|M75P@vH2DpX2&2{RPsVHjy#sVKoP
z2K!}PG$7aw!cZ6y71#y=mng}^-YNs8o5(VSu)u^l6LiL%yJW!u_n&)nKfm++{m#kJ
zPg?0Gt@<*yp^$#nw#x$aSyKnvZO_q3i*qz(g~i(7L(yCiiZa32$lLfEE$;>gu@72+
zMvglX$weL;E2=uvz$BI<1RQ$AMqFX|K|4JXOo!6IGtLIG6Ig_-a*Gg$U}#SdvrSa)
zmnWp}PoT9ED@?RyTuMfuZLCrppOh|6q8X^MpwDsBRH+Pia8bEKu*3${5W;2@P7m6!
z<5UI{##LUnl2~z)Oe{*J8DT}Tsbv+OOn=zVR*{x0Q^-Y9njW{@R7GX+6TDF!XqH*T
zqf3ajWxK^pAFxZbL9Y0$+~G+H9ZYs~`v2w%3Wu=-##^DG94_GA9|y9{)xnCq3QZ|H
zURzpLQeKp&Eh`OVlNZS@vO%ZQVJnLcWIx-g$UHNu^Esf1i||R-6y-&eZDu_=LJpDx
z<Q4qBN)DP0<TdhJa~;n4x5D&vd13z7<=+-oAOHTh?tr$?{&;y_yf|7Wm!*s1Boff5
zogqM7OR&Ar9zt4&?3>P_cfm8l0_?KnAe-|ij$OdpYnKkgo#!5)H#h<NmOZp+v;^N9
z?SawvTp&5S5ZYQ;AaHSp`D`6=?0tkQa~cRWAF=R<AFiN7pVSgkcrI`<mk+&<S;Qax
z$P#9A|MCre<GhsWxDriHG?&8-+xzBy4&rhN4i69Fm?lPDFxR)~VpBJBHh&*D$oCO-
zL&ymp3EqY*`2fKjK%V_E1)n3s!RrT+>;yf^@U;H9%2HyqQd{(dv=AI4aw95kqZ!xG
ziQct8BXVPn%@zJpD(f~Hew;EhW{H9cwBULwV*JM1lTzVnPxl?KcL>i>$~;Bs9jrx5
z-L;D$J@HLb)#beWucz15gc{IMV$Fm;aCJ^ASlXqnOsHm*jJ|qp9Yz(Uc2f}~j=0dx
z-|l;4HEBrNsvi2Xa&cYFSead&Uv-Qe7Yw*XWeo;&d`f8zNv*w$RrE507_uG~^q1`l
zm^eSZcU|vc%|GWjxTHHOhVGLJB_lAHQkqDG*G^)!m`WLFj;Tt7Mz-prN2i*?nIn|`
zh_!{h-NWe#jc<)TA-wtW(iKWyd_w6IR_|4Fc(T$xre2csMY^|6v98lty=uOpv*${M
zM)IL+(MQFR>pFw={MdYL_01n7ZNs#OS=Bp>DcydRO8yCJv0L~Uk}Fd#e}AiW{_eeA
zN<;2bdLQdqeR`+pT1E_Uh9tz#1Z+yL`yR&n0ISn!CGWcj9}4PkH1eaQ{ya)2lPLWe
d>-d?KoSl&)k~+gH<|@3X`A-K5enHLe`~wbmAS3_)

delta 816
zcmYMtYe<t}6u|L4t8~*!@KRp3!lk5{fte;!;x0}%H@E55=DbUkw8Bh^tPC%xU8XY+
z`l>8&rbfEVFkO)4hrk3c%lk6R30h{DNneuE^}I#weEpsOIYpC>MU#$QDO42Nok}%E
zBdBXdnV?Yy(^TTvWQi<J1Wn2+Ck0ob60=1j$``m7;sX*M6E3PcoJ3NgR4(CjDO3n?
zX$Nz1BKYv>z;R~~(rZW!P3mwk^XbSytb3zekfa=@#i)1!v6?3awmTD=QmUQUatS9s
zUMQsW5bSzX1%s)+w73|aSjywdU_I4DlP4xf<w;x-tmiU8B4B{d=nuQo#n36Bqb|t$
z#vrU6hynN0FF}-$4%r!Q-9Z@#9BJwVj#8kKN?|Oj4`Px+30od=1#7f3;i5wT0dhaE
z4(;!b$QeYXTME;b0wrE?c_P(ES_h1rVvk6hjZ+E+2QT94FtT_u4_Q9Xe`h8TeY;9?
zSp6Cbp1McPOd@9lEqiK?_&47&$%GBD`}Riqe58?TGLt%r^>uH7dLw$AS5tCSa3W^@
zC8_J87OZAejlziyGg5kP&(csw(sZ$1HD#*b6<t>Q(p!9Dht0dw(m2g;H&)Drz8NSc
z)gzxgF@{xNpuRojo+mJ9R@pa73(HA8)<EhwR!;iY)$)US{)47h!2w0r|GxjH6Ijn}
z(!5MPUYu^tQsuCLV<TI6KiN)V4O*iIm~Q^$ccg32E~aH|*>wu*($Ly+roWp|S5_O8
zUtHTqs#)2J+i9#8Mz3t{^rE1VbxN+k+tO~=8La)0iwjyVCAw<CYeh?V`;+>kkZdhj
zse#T8FEUnR?^tFx9SRGM+w~n*1?%#luk10qMpL<<8cljis#^=$&SKSG`1D-AY?bJE
zzgAo|6M=Spk2S1>w<n@m8~?D9mFVYgI78~Q>^9uaVU=f`cePqhCK$J+hP6e^6#Z9I
J&IeS#^AF+_M}7bR

diff --git a/dk.LibPkg b/dk.LibPkg
index 0b9c25d..01443c1 100644
--- a/dk.LibPkg
+++ b/dk.LibPkg
@@ -54,7 +54,7 @@ ClassGenCCAutoRoomEnabled=1
 ClassGenNCAutoScope=None
 DItemRevisionGUID=
 GenerateClassCluster=0
-DocumentUniqueId=
+DocumentUniqueId=IJLOLAPU
 
 [Document2]
 DocumentPath=Connector.SchLib
@@ -105,7 +105,7 @@ ClassGenCCAutoRoomEnabled=1
 ClassGenNCAutoScope=None
 DItemRevisionGUID=
 GenerateClassCluster=0
-DocumentUniqueId=
+DocumentUniqueId=OBAUABRZ
 
 [Document5]
 DocumentPath=Oscilator.SchLib
@@ -122,7 +122,7 @@ ClassGenCCAutoRoomEnabled=1
 ClassGenNCAutoScope=None
 DItemRevisionGUID=
 GenerateClassCluster=0
-DocumentUniqueId=
+DocumentUniqueId=TDRIZRGL
 
 [Document6]
 DocumentPath=Resistor.SchLib
@@ -139,7 +139,7 @@ ClassGenCCAutoRoomEnabled=1
 ClassGenNCAutoScope=None
 DItemRevisionGUID=
 GenerateClassCluster=0
-DocumentUniqueId=
+DocumentUniqueId=UFNGSKRK
 
 [Document7]
 DocumentPath=Transistor.SchLib
@@ -697,26 +697,6 @@ OutputName9=Specctra Design PCB
 OutputDocumentPath9=
 OutputVariantName9=
 OutputDefault9=0
-OutputType10=Orcad v7 Capture Design
-OutputName10=Orcad v7 Capture Design (AutoSCH)
-OutputDocumentPath10=
-OutputVariantName10=
-OutputDefault10=0
-OutputType11=P-CAD ASCII
-OutputName11=P-CAD ASCII (AutoPCB)
-OutputDocumentPath11=
-OutputVariantName11=
-OutputDefault11=0
-OutputType12=P-CAD V16 Schematic Design
-OutputName12=P-CAD V16 Schematic Design (AutoSCH)
-OutputDocumentPath12=
-OutputVariantName12=
-OutputDefault12=0
-OutputType13=SiSoft
-OutputName13=SiSoft (AutoPCB)
-OutputDocumentPath13=
-OutputVariantName13=
-OutputDefault13=0
 
 [OutputGroup10]
 Name=PostProcess Outputs